B: Amendments to The Claims:

What is claimed is:

1. (Cancelled by this amendment)

Claim 2. (Currently Amended) An apparatus comprising:

a processor handling an I/O request in an I/O operation;

main storage controlled by the processor for storing data;

one or more I/O devices for sending data to or receiving data from said main storage;

a vector mechanism operable to register I/O requests by said devices to send or receive data from said main storage;

a dispatcher operable to poll said vector mechanism to determine if there is an outstanding I/O request; and

an override bit having a first condition when an immediate interrupt is to be sent to said processor for handling an I/O request from said I/O device(s), and a second condition when said dispatcher is to poll said vector mechanism to determine if there is an outstanding I/O request, said override bit being set to its first condition or reset to its second condition by said processor, and

~~The apparatus of claim 1~~ further comprising a Target Delay Interval (TDI) register containing a TDI value for determining when the vector mechanism should not be polled by said dispatcher and an interrupt given to said processor, and wherein said ~~overide~~ override bit, when in its first condition, ~~overides~~ overrides said TDI value and drives an immediate interrupt to said processor.

Claim 3. (Currently Amended) The apparatus of claim ~~1~~ 2 wherein said main storage is divided into multiple partitions, with each partition having a vector mechanism operable to register I/O requests by said devices to send or receive data from that partition of main storage, each partition having an associated override bit for that partition, and said processor is a hypervisor for setting the override bit for that partition

when said hypervisor is to handle an immediate interrupt rather than polling by said dispatcher for that partition.

Claim 4. (Original). The apparatus of claim 3 further comprising one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said hypervisor further setting the override bit of one partition when that partition does not have a CPU assigned to it.

Claim 5. (Cancelled by this amendment)

Claim 6. (Cancelled by this amendment)

Claim 7. (Cancelled by this amendment)

Claim 8. (Currently Amended) An apparatus controlling the transfer of data in a data processing system having a processor handling an I/O request in an I/O operation, main storage controlled by the processor for storing data, and one or more I/O devices for sending data to or receiving data from said main storage, said apparatus comprising:

a vector mechanism operable to register I/O requests by said devices to send or receive data from said main storage;

a dispatcher operable to poll said vector mechanism to determine if there is an outstanding I/O request;

an override bit having a first condition when an immediate interrupt is to be sent to said processor for handling an I/O request from said I/O device(s), and a second condition when said dispatcher is to poll said vector mechanism to determine if there is an outstanding I/O request, said override bit being set to its first condition or reset to its second condition by said processor, and

~~The apparatus of claim 7~~ further comprising a Target Delay Interval (TDI) register containing a TDI value for determining when the vector mechanism should not be polled by said dispatcher and an interrupt given to said processor, and wherein said ~~overide~~

override bit, when in its first condition, ~~overides~~ overrides said TDI value and drives an immediate interrupt to said processor.

Claim 9. (Currently Amended) The apparatus of claim ~~7~~ 8 wherein said main storage is divided into multiple partitions, with each partition having a vector mechanism operable to register I/O requests by said devices to send or receive data from that partition of main storage, each partition having an associated override bit for that partition, and said processor is a hypervisor for setting the override bit for that partition when said hypervisor is to handle an immediate interrupt rather than polling by said dispatcher for that partition.

Claim 10. (Original) 10. The apparatus of claim 9 further comprising one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said hypervisor further setting the override bit of one partition when that partition does not have a CPU assigned to it.

Claim 11. (Cancelled by this amendment)

Claim 12. (Cancelled by this amendment)

Claim 13. (Cancelled by this amendment)

Claim 14. (Currently Amended) A method for controlling the transfer of data in a data processing system having a processor handling an I/O request in an I/O operation, main storage controlled by the processor for storing data, and one or more I/O devices for sending data to or receiving data from said main storage, said method comprising:

registering in a vector mechanism, I/O requests by said devices to send or receive data from said main storage;

polling with a dispatcher, said vector mechanism to determine if there is an outstanding I/O request; and

sending an immediate interrupt to said processor when an override bit has a first condition for handling an I/O request from said I/O device(s), or polling with said dispatcher, said vector mechanism to determine if there is an outstanding I/O request when said overide bit is in a second condition, and

~~The method of claim 13~~ wherein said data processing further includes a Target Delay Interval (TDI) register containing a TDI value for determining when the vector mechanism should not be polled by said dispatcher and an interrupt given to said processor, said method further comprising ~~overridding~~ overriding said TDI value and driving an immediate interrupt to said processor when said ~~overide~~ override bit is in its first condition.

Claim 15. (Currently Amended) The method of claim ~~13~~ 14 wherein said main storage is divided into multiple partitions, with each partition having a vector mechanism operable to register I/O requests by said devices to send or receive data from that partition of main storage, each partition having an associated override bit for that partition, and said processor is a hypervisor, said method further comprising setting by said hypervisor the override bit for that partition when said hypervisor is to handle an immediate interrupt rather than polling by said dispatcher for that partition.

Claim 16. (Original) The method of claim 15 wherein said data processing system further includes one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said method further comprising setting by said hypervisor, the override bit of one partition when that partition does not have a CPU assigned to it.

Claim 17. (Cancelled by this amendment)

Claim 18. (Cancelled by this amendment)

Claim 19. (Cancelled by this amendment)

Claim 20. (Currently Amended) A program product for controlling the transfer of data in a data processing system having a processor handling an I/O request in an I/O operation, main storage controlled by the processor for storing data, and one or more I/O devices for sending data to or receiving data from said main storage, said program product comprising:

a computer readable medium having recorded thereon computer readable program code means for performing the method comprising:

registering in a vector mechanism, I/O requests by said devices to send or receive data from said main storage;

polling with a dispatcher, said vector mechanism to determine if there is an outstanding I/O request; and

sending an immediate interrupt to said processor when an override bit has a first condition for handling an I/O request from said I/O device(s), or polling with said dispatcher, said vector mechanism to determine if there is an outstanding I/O request when said overide bit is in a second condition, and

~~The program product of claim 19~~ wherein said data processing further includes a Target Delay Interval (TDI) register containing a TDI value for determining when the vector mechanism should not be polled by said dispatcher and an interrupt given to said processor, said method further comprising ~~overridding~~ overriding said TDI value and driving an immediate interrupt to said processor when said ~~overide~~ override bit is in its first condition.

Claim 21. (Currently Amended) The program product of claim ~~19~~ 20 wherein said main storage is divided into multiple partitions, with each partition having a vector mechanism operable to register I/O requests by said devices to send or receive data from that partition of main storage, each partition having an associated override bit for that partition, and said processor is a hypervisor, said method further comprising setting by said hypervisor the override bit for that partition when said hypervisor is to handle an immediate interrupt rather than polling by said dispatcher for that partition.

Claim 22. (Original) The program product of claim 21 wherein said data processing system further includes one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said method further comprising setting by said hypervisor, the override bit of one partition when that partition does not have a CPU assigned to it.

Claim 23. (Cancelled by this amendment)